Fixed typo in systemverilog snippet #587

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Open

adibis wants to merge 1 commit into rafamadriz:main from adibis:patch-1

adibis commented Jun 10, 2025

uvm_shutdown_phase had a typo "pase" instead of "pHase"


          Fixed typo in systemverilog snippet

1879a7f

uvm_shutdown_phase had a typo "pase" instead of "pHase"

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet